


Fig. 1








Fig. 3





Fig. 4



Offset	<=0	<=1	<=3	<=5	<=7	<=9	<=11	<=13	<=15
Marker Bit #	0	1	2	3	4	5	6	7	8

Fig. 6




Fig. 7




Fig. 8






Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14





Fig. 15




Fig. 16






Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21





Fig. 22

Branch Direction  
From Reorder Buffer






Fig. 24






Fig. 25




Fig. 26